

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	60855	sram	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L2	12698	sleep adj mode	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L3	1208	1 and 2	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L4	80688	"365"/\$.cccls.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L5	196	3 and 4	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L6	251	houston-theodore-w\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:22

## EAST Search History

Ref #	Hits	Search Query	DBs	Default Operator	Plurals	Time Stamp
L1	60855	sram	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L2	12698	sleep adj mode	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L3	1208	1 and 2	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L4	80688	"365"/\$.ccls.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L5	196	3 and 4	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:21
L6	251	houston-theodore-w\$.in.	US-PGPUB; USPAT; USOCR; EPO; JPO	OR	ON	2007/01/06 12:22



PALM INTRANET

Day : Saturday  
Date: 1/6/2007  
Time: 12:23:03

## Inventor Name Search Result

Your Search was:

Last Name = HOUSTON

First Name = THEODORE W

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">09428835</a>	Not Issued	161	10/28/1999	LOCAL INTERCONNECT STRUCTURES AND METHODS	HOUSTON, THEODORE W
<a href="#">06070380</a>	Not Issued	161	08/27/1979	MESFET SEMICONDUCTOR DEVICE AND METHOD OF MAKING	HOUSTON, THEODORE W.
<a href="#">06070382</a>	Not Issued	161	08/27/1979	MESFET SEMICONDUCTOR DEVICE AND METHOD OF MAKING	HOUSTON, THEODORE W.
<a href="#">06324180</a>	<a href="#">4490632</a>	150	11/23/1981	NONINVERTING AMPLIFIER CIRCUIT FOR ONE PROPAGATION DELAY COMPLEX LOGIC GATES	HOUSTON, THEODORE W.
<a href="#">06334405</a>	<a href="#">4455738</a>	150	12/24/1981	SELF-ALIGNED GATE METHOD FOR MAKING MESFET SEMICONDUCTOR	HOUSTON, THEODORE W.
<a href="#">06334948</a>	<a href="#">4466174</a>	150	12/28/1981	METHOD FOR FABRICATING MESFET DEVICE USING A DOUBLE LOCOS PROCESS	HOUSTON, THEODORE W.
<a href="#">06339542</a>	Not Issued	167	01/15/1982	METHOD OF MAKING A MESFET DEVICE	HOUSTON, THEODORE W.
<a href="#">06339543</a>	<a href="#">4481704</a>	150	01/15/1982	METHOD OF MAKING AN IMPROVED MESFET SEMICONDUCTOR DEVICE	HOUSTON, THEODORE W.
<a href="#">06363194</a>	<a href="#">4484310</a>	150	03/29/1982	STATIC NONINVERTING MEMORY CELL FOR ONE PROPAGATION DELAY MEMORY CIRCUITS	HOUSTON, THEODORE W.
<a href="#">06557800</a>	Not Issued	163	12/05/1983	ASYMMETRICAL SI MESFET DEVICE STRUCTURE WITH REDUCED SOURCE RESISTANCE AND REDUCED SATURATION CONDUCTANCE	HOUSTON, THEODORE W.
<a href="#">06570109</a>	Not Issued	167	01/12/1984	METHOD OF MAKING A MESFET DEVICE	HOUSTON, THEODORE W.

<u>06588630</u>	<u>4553316</u>	150	03/12/1984	SELF-ALIGNED GATE METHOD FOR MAKING MESFET SEMICONDUCTOR	HOUSTON, THEODORE W.
<u>06646871</u>	<u>4620297</u>	150	08/31/1984	SCHMITT TRIGGER BASED MEMORY CELL WITH ASSISTED TURN ON	HOUSTON, THEODORE W.
<u>06743350</u>	Not Issued	161	06/11/1985	COMPRESSED ACCESS TIME RANDOM ACCESS MEMORY	HOUSTON, THEODORE W.
<u>06879654</u>	Not Issued	166	06/27/1986	CROSS-COUPLED COMPLEMENTARY BIT LINES FOR A SEMICONDUCTOR MEMORY	HOUSTON, THEODORE W.
<u>06903330</u>	Not Issued	166	09/03/1986	COMPOUND DOMINO CMOS CIRCUIT	HOUSTON, THEODORE W.
<u>07043381</u>	<u>4811301</u>	150	04/28/1987	LOW-POWER, NOISE-RESISTANT READ-ONLY MEMORY	HOUSTON, THEODORE W.
<u>07081419</u>	<u>4870598</u>	150	08/04/1987	COMPREHENSIVE LOGIC CIRCUIT LAYOUT SYSTEM	HOUSTON, THEODORE W.
<u>07100669</u>	Not Issued	161	09/24/1987	COMPREHENSIVE LOGIC CIRCUIT LAYOUT SYSTEM	HOUSTON, THEODORE W.
<u>07130769</u>	<u>4916336</u>	150	12/09/1987	COLUMN SELECT CIRCUIT	HOUSTON, THEODORE W.
<u>07211619</u>	<u>4953130</u>	150	06/27/1988	MEMORY CIRCUIT WITH EXTENDED VALID DATA OUTPUT TIME	HOUSTON, THEODORE W.
<u>07213814</u>	Not Issued	166	06/30/1988	MEMORY DEVICE WITH END-OF-CYCLE PRECHARGE	HOUSTON, THEODORE W.
<u>07241516</u>	<u>5204990</u>	150	09/07/1988	MEMORY CELL WITH CAPACITANCE FOR SINGLE EVENT UPSET PROTECTION	HOUSTON, THEODORE W.
<u>07241524</u>	<u>4914629</u>	150	09/07/1988	MEMORY CELL INCLUDING SINGLE EVENT UPSET RATE REDUCTION CIRCUITRY	HOUSTON, THEODORE W.
<u>07241681</u>	<u>4912675</u>	150	09/07/1988	SINGLE EVENT UPSET HARDENED MEMORY CELL	HOUSTON, THEODORE W.
<u>07252200</u>	<u>4956814</u>	150	09/30/1988	MEMORY CELL WITH IMPROVED SINGLE EVENT UPSET RATE REDUCTION CIRCUITRY	HOUSTON, THEODORE W.
<u>07252287</u>	<u>4932002</u>	150	09/30/1988	BIT LINE LATCH SENSE AMP	HOUSTON, THEODORE W.
<u>07252291</u>	<u>4956815</u>	150	09/30/1988	MEMORY CELL WITH INCREASED STABILITY	HOUSTON, THEODORE W.

<u>07270168</u>	<u>4899315</u>	150	11/14/1988	LOW-POWER, NOISE-RESISTANT READ-ONLY MEMORY	HOUSTON, THEODORE W.
<u>07285440</u>	<u>5053848</u>	150	12/16/1988	APPARATUS FOR PROVIDING SINGLE EVENT UPSET RESISTANCE FOR SEMICONDUCTOR DEVICES	HOUSTON, THEODORE W.
<u>07287338</u>	<u>5018102</u>	150	12/20/1988	MEMORY HAVING SELECTED STATE ON POWER-UP	HOUSTON, THEODORE W.
<u>07288399</u>	Not Issued	161	12/22/1988	CONTROL OF SENSE AMP LATCH TIMING	HOUSTON, THEODORE W.
<u>07288505</u>	<u>4985865</u>	150	12/21/1988	ASYMMETRICAL DELAY FOR CONTROLLING WORD LINE SELECTION	HOUSTON, THEODORE W.
<u>07288532</u>	Not Issued	163	12/21/1988	USE OF ASYMMETRICAL DELAY CIRCUITRY FOR GLITCH PROTECTION	HOUSTON, THEODORE W.
<u>07288541</u>	Not Issued	166	12/21/1988	SEU HARDENED MEMORY CELL	HOUSTON, THEODORE W.
<u>07288544</u>	Not Issued	166	12/21/1988	BIT LINE PRECHARGE/EQUALIZATION TIMING RELATIVE TO WORD LINE TIMING FOR NOISE IMMUNITY	HOUSTON, THEODORE W.
<u>07291724</u>	Not Issued	166	12/29/1988	MEMORY CELL WITH GUARD REGION FOR REDUCING SOFT ERROR RATE	HOUSTON, THEODORE W.
<u>07302842</u>	<u>5084873</u>	150	01/27/1989	CHIP ERROR DETECTOR	HOUSTON, THEODORE W.
<u>07314619</u>	<u>5023874</u>	150	02/23/1989	SCREENING LOGIC CIRCUITS FOR PREFERRED STATES	HOUSTON, THEODORE W.
<u>07315364</u>	Not Issued	163	02/23/1989	SEGMENTED BIT LINE SRAM ARCHITECTURE	HOUSTON, THEODORE W.
<u>07336957</u>	Not Issued	161	05/18/1989	COMPREHENSIVE LOGIC CIRCUIT LAYOUT SYSTEM	HOUSTON, THEODORE W.
<u>07358298</u>	Not Issued	166	05/26/1989	MULTIPLE INPUT BUFFERS FOR ADDRESS BITS	HOUSTON, THEODORE W.
<u>07365390</u>	<u>5160989</u>	150	06/13/1989	EXTENDED BODY CONTACT FOR SEMICONDUCTOR OVER INSULATOR TRANSISTOR	HOUSTON, THEODORE W.
<u>07375097</u>	Not Issued	166	06/30/1989	MULTIPLE COMPOUND DOMINO LOGIC CIRCUIT	HOUSTON, THEODORE W.
<u>07395853</u>	Not Issued	166	08/18/1989	ON CHIP ERROR DETECTION CIRCUIT	HOUSTON, THEODORE W.

<a href="#">07411087</a>	Not Issued	166	09/22/1989	MEMORY WITH SELECTIVE ADDRESS TRANSITION DETECTION FOR CACHE OPERATION	HOUSTON, THEODORE W.
<a href="#">07488331</a>	Not Issued	166	03/02/1990	SOI SRAM LAYOUT FOR LOW RESISTANCE GATE	HOUSTON, THEODORE W.
<a href="#">07499128</a>	<a href="#">4975597</a>	150	03/26/1990	COLUMN SELECT CIRCUIT	HOUSTON, THEODORE W.
<a href="#">07502393</a>	<a href="#">5107139</a>	150	03/30/1990	ON-CHIP TRANSIENT EVENT DETECTOR	HOUSTON, THEODORE W.
<a href="#">07521000</a>	<a href="#">4980860</a>	150	05/08/1990	CROSS-COUPLED COMPLEMENTARY BIT LINES FOR A SEMICONDUCTOR MEMORY WITH PULL-UP CIRCUITRY	HOUSTON, THEODORE W.

[Search and Display More Records.](#)

**Search Another: Inventor**

Last Name	First Name	
<input type="text" value="houston"/>	<input type="text" value="theodore w"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)



Day : Saturday  
Date: 1/6/2007  
Time: 12:23:12

## Inventor Name Search Result

Your Search was:

Last Name = HOUSTON

First Name = THEODORE W

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">07542666</a>	<a href="#">5015882</a>	150	06/25/1990	COMPOUND DOMINO CMOS CIRCUIT	HOUSTON, THEODORE W.
<a href="#">07546080</a>	<a href="#">5150309</a>	150	06/29/1990	COMPREHENSIVE LOGIC CIRCUIT LAYOUT SYSTEM	HOUSTON, THEODORE W.
<a href="#">07546612</a>	<a href="#">5119313</a>	150	06/29/1990	COMPREHENSIVE LOGIC CIRCUIT LAYOUT SYSTEM	HOUSTON, THEODORE W.
<a href="#">07561473</a>	Not Issued	163	08/01/1990	MEMORY CELL WITH GUARD REGION FOR REDUCING SOFT ERROR RATE	HOUSTON, THEODORE W.
<a href="#">07563722</a>	<a href="#">5046044</a>	150	08/01/1990	SEU HARDENED MEMORY CELL	HOUSTON, THEODORE W.
<a href="#">07573598</a>	<a href="#">5210715</a>	150	08/27/1990	MEMORY CIRCUIT WITH EXTENDED VALID DATA OUTPUT TIME	HOUSTON, THEODORE W.
<a href="#">07596631</a>	Not Issued	163	10/11/1990	BITLENE PRECHARGE/EQUALIZATION TIMING RELATIVE TO WORDLINE TIMING FOR NOISE IMMUNITY	HOUSTON, THEODORE W.
<a href="#">07627562</a>	<a href="#">5208489</a>	150	12/10/1990	MULTIPLE COMPOUND DOMINO LOGIC CIRCUIT	HOUSTON, THEODORE W.
<a href="#">07628933</a>	<a href="#">5095348</a>	150	12/13/1990	SEMICONDUCTOR ON INSULATOR TRANSISTOR	HOUSTON, THEODORE W.
<a href="#">07647111</a>	<a href="#">5185280</a>	150	01/29/1991	METHOD OF FABRICATING A SOI TRANSISTOR WITH POCKET IMPLANT AND BODY- TO-SOURCE (BTS) CONTACT	HOUSTON, THEODORE W.
<a href="#">07647615</a>	<a href="#">5193076</a>	150	01/28/1991	CONTROL OF SENSE AMPLIFIER LATCH TIMING	HOUSTON, THEODORE W.
<a href="#">07683116</a>	Not Issued	166	04/08/1991	MEMORY DEVICE WITH END-OF-CYCLE PRECHARGE	HOUSTON, THEODORE W.
<a href="#">07706621</a>	<a href="#">5313422</a>	150	05/29/1991	DIGITALLY CONTROLLED DELAY APPLIED TO ADDRESS	HOUSTON, THEODORE W.

				DECODER FOR WRITE VS. READ	
<u>07707517</u>	<u>5198710</u>	150	05/30/1991	BI-DIRECTIONAL DIGITAL NOISE GLITCH FILTER	HOUSTON, THEODORE W.
<u>07708117</u>	<u>5079604</u>	150	05/29/1991	SOI LAYOUT FOR LOW RESISTANCE GATE	HOUSTON, THEODORE W.
<u>07719430</u>	<u>5206533</u>	150	06/24/1991	TRANSISTOR DEVICE WITH RESISTIVE COUPLING	HOUSTON, THEODORE W.
<u>07719900</u>	Not Issued	166	06/24/1991	SINGLE EVENT UPSET HARDENED MEMORY CELL	HOUSTON, THEODORE W.
<u>07737584</u>	<u>5157335</u>	150	07/25/1991	ON-CHIP ERROR DETECTION CIRCUIT	HOUSTON, THEODORE W.
<u>07754281</u>	<u>5214610</u>	150	08/30/1991	MEMORY WITH SELECTIVE ADDRESS TRANSITION DETECTION FOR CACHE OPERATION	HOUSTON, THEODORE W.
<u>07807006</u>	Not Issued	166	12/13/1991	DELAY COMPENSATION CIRCUIT	HOUSTON, THEODORE W.
<u>07825743</u>	Not Issued	166	01/23/1992	MULTIPLE INPUT BUFFERS FOR ADDRESS BITS	HOUSTON, THEODORE W.
<u>07830214</u>	Not Issued	166	01/30/1992	MEMORY DEVICE WITH END-OF-CYCLE PRECHARGE	HOUSTON, THEODORE W.
<u>07837200</u>	Not Issued	166	02/14/1992	TEMPERATURE COMPENSATION CIRCUIT AND METHOD OF OPERATION	HOUSTON, THEODORE W.
<u>07842672</u>	Not Issued	166	02/27/1992	METHOD AND SYSTEM FOR SCREENING LOGIC CIRCUITS	HOUSTON, THEODORE W.
<u>07845302</u>	<u>5461577</u>	150	03/03/1992	COMPREHENSIVE LOGIC CIRCUIT LAYOUT SYSTEM	HOUSTON, THEODORE W.
<u>07901743</u>	<u>5361033</u>	150	06/22/1992	ON CHIP BI-STABLE POWER-SPIKE DETECTION CIRCUIT	HOUSTON, THEODORE W.
<u>07909874</u>	<u>5325054</u>	150	07/07/1992	METHOD AND SYSTEM FOR SCREENING RELIABILITY OF SEMICONDUCTOR CIRCUITS	HOUSTON, THEODORE W.
<u>07919680</u>	<u>5215931</u>	150	07/27/1992	METHOD OF MAKING EXTENDED BODY CONTACT FOR SEMICONDUCTOR OVER INSULATOR TRANSISTOR	HOUSTON, THEODORE W.
<u>07926263</u>	Not Issued	161	08/06/1992	SOI TRANSISTOR WITH POCKET IMPLANT	HOUSTON, THEODORE W.
<u>07972671</u>	<u>5310694</u>	150	11/06/1992	METHOD FOR FORMING A TRANSISTOR DEVICE WITH RESISTIVE COUPLING	HOUSTON, THEODORE W.
<u>07993502</u>	<u>5600274</u>	150	12/17/1992	CIRCUIT AND METHOD FOR	HOUSTON,



				COMPENSATING VARIATIONS IN DELAY	THEODORE W.
<u>08000753</u>	<u>5436173</u>	150	01/04/1993	METHOD FOR FORMING A SEMICONDUCTOR ON INSULATOR DEVICE	HOUSTON, THEODORE W.
<u>08015874</u>	Not Issued	166	02/03/1993	MULTIPLE INPUT BUFFERS FOR ADDRESS BITS	HOUSTON, THEODORE W.
<u>08049045</u>	Not Issued	166	04/16/1993	MEMORY CELL WITH CAPACITANCE FOR SINGLE EVENT UPSET PROTECTION	HOUSTON, THEODORE W.
<u>08066698</u>	Not Issued	166	05/25/1993	POWER REDUCTION IN A TEMPERATURE COMPENSATING TRANSISTOR CIRCUIT	HOUSTON, THEODORE W.
<u>08084680</u>	<u>5406144</u>	150	09/07/1993	POWER REDUCTION IN A TEMPERATURE COMPENSATING TRANSISTOR CIRCUIT	HOUSTON, THEODORE W.
<u>08101348</u>	<u>5905290</u>	150	08/02/1993	SINGLE EVENT UPSET HARDENED MEMORY CELL	HOUSTON, THEODORE W.
<u>08117262</u>	<u>5396110</u>	150	09/03/1993	PULSE GENERATOR CIRCUIT AND METHOD	HOUSTON, THEODORE W.
<u>08131103</u>	<u>5404327</u>	150	10/04/1993	MEMORY DEVICE WITH END OF CYCLE PRECHARGE UTILIZING WRITE SIGNAL AND DATA TRANSITION DETECTORS	HOUSTON, THEODORE W.
<u>08150927</u>	Not Issued	166	11/12/1993	SELECTIVE CURRENT LIMITS IN SEMICONDUCTOR DEVICES	HOUSTON, THEODORE W.
<u>08165278</u>	<u>5438548</u>	150	12/10/1993	SYNCHRONOUS MEMORY WITH REDUCED POWER ACCESS MODE	HOUSTON, THEODORE W.
<u>08184746</u>	<u>5376846</u>	150	01/21/1994	TEMPERATURE COMPENSATION CIRCUIT AND METHOD OF OPERATION	HOUSTON, THEODORE W.
<u>08186215</u>	Not Issued	166	01/24/1994	MULTIPLE INPUT BUFFERS FOR ADDRESS BITS	HOUSTON, THEODORE W.
<u>08213789</u>	Not Issued	166	03/16/1994	EFFICIENT CONTROL OF THE BODY VOLTAGE OF A FIELD EFFECT TRANSISTOR	HOUSTON, THEODORE W.
<u>08219609</u>	<u>5544101</u>	150	03/28/1994	MEMORY DEVICE HAVING A LATCHING MULTIPLEXER AND A MULTIPLEXER BLOCK THEREFOR	HOUSTON, THEODORE W.
<u>08224226</u>	<u>5521524</u>	150	04/07/1994	METHOD AND SYSTEM FOR SCREENING RELIABILITY OF	HOUSTON, THEODORE W.

				SEMICONDUCTOR CIRCUITS	
<a href="#">08235753</a>	Not Issued	161	04/29/1994	APPARATUS AND METHOD FOR CONVERTING VIDEO SIGNALS INTO VIDEO DISPLAY SEGMENTS OF A COMBINED VIDEO SIGNAL	HOUSTON, THEODORE W.
<a href="#">08236750</a>	Not Issued	161	04/29/1994	DEVICE AND METHOD FOR CONVERTING DISPLAY SEGMENTS OF A COMBINED VIDEO SIGNAL INTO DISPLAY FIELDS OF MULTIPLE VIDEO SIGNALS	HOUSTON, THEODORE W.
<a href="#">08258135</a>	Not Issued	161	06/10/1994	MEMORY CELL WITH CAPACITANCE FOR SINGLE EVENT UPSET PROTECTION	HOUSTON, THEODORE W.
<a href="#">08285244</a>	<a href="#">5477151</a>	150	08/03/1994	CAPACITOR AND DIODE CIRCUITRY FOR ON CHIP POWER SPIKE DETECTION	HOUSTON, THEODORE W.

[Search and Display More Records.](#)

<b>Search Another: Inventor</b>	<b>Last Name</b>	<b>First Name</b>	<input type="button" value="Search"/>
	<input type="text" value="houston"/>	<input type="text" value="theodore w"/>	

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)



Day : Saturday  
Date: 1/6/2007  
Time: 12:23:16

## Inventor Name Search Result

Your Search was:

Last Name = HOUSTON

First Name = THEODORE W

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">08285457</a>	<a href="#">5469065</a>	150	08/03/1994	ON CHIP CAPACITOR BASED POWER SPIKE DETECTION	HOUSTON, THEODORE W.
<a href="#">08300503</a>	<a href="#">5457695</a>	150	09/02/1994	METHOD AND SYSTEM FOR SCREENING LOGIC CIRCUITS	HOUSTON, THEODORE W.
<a href="#">08300574</a>	<a href="#">5422852</a>	150	09/02/1994	METHOD AND SYSTEM FOR SCREENING LOGIC CIRCUITS	HOUSTON, THEODORE W.
<a href="#">08321631</a>	Not Issued	166	10/11/1994	VOLTAGE TRACKING DELAY CIRCUIT	HOUSTON, THEODORE W.
<a href="#">08352262</a>	Not Issued	161	12/08/1994	SEMICONDUCTOR ON INSULATOR DEVICE AND A METHOD FOR FORMING A SEMICONDUCTOR ON INSULATOR DEVICE	HOUSTON, THEODORE W.
<a href="#">08368568</a>	<a href="#">5615162</a>	150	01/04/1995	SELECTIVE POWER TO MEMORY	HOUSTON, THEODORE W.
<a href="#">08368682</a>	Not Issued	166	01/04/1995	SELECTABLE LOW POWER STATE IN SEMICONDUCTOR CIRCUITS	HOUSTON, THEODORE W.
<a href="#">08369951</a>	<a href="#">5541882</a>	150	01/09/1995	METHOD OF PERFORMING A COLUMN DECODE IN A MEMORY DEVICE AND APPARATUS THEREOF	HOUSTON, THEODORE W.
<a href="#">08371040</a>	<a href="#">6069814</a>	150	01/10/1995	MULTIPLE INPUT BUFFERS FOR ADDRESS BITS	HOUSTON, THEODORE W.
<a href="#">08376465</a>	<a href="#">5498882</a>	150	01/20/1995	EFFICIENT CONTROL OF THE BODY VOLTAGE OF A FIELD EFFECT TRANSISTOR	HOUSTON, THEODORE W.
<a href="#">08412429</a>	<a href="#">5795810</a>	150	03/29/1995	DEEP MESA ISOLATION IN SOI	HOUSTON, THEODORE W.
<a href="#">08431394</a>	Not Issued	166	04/28/1995	SELECTIVE CURRENT LIMITS IN SEMICONDUCTOR	HOUSTON, THEODORE W.

				DEVICES	
<u>08434257</u>	<u>5917212</u>	150	05/03/1995	MEMORY CELL WITH CAPACITANCE FOR SINGLE EVENT UPSET PROTECTION	HOUSTON, THEODORE W.
<u>08472374</u>	Not Issued	161	06/07/1995	ON CHIP ERROR DETECTION CIRCUIT	HOUSTON, THEODORE W.
<u>08473690</u>	Not Issued	161	06/07/1995	INTERACTIVE RECEIPT CARD WITH READ/WRITE MEMORY	HOUSTON, THEODORE W.
<u>08476244</u>	<u>5565799</u>	150	06/07/1995	ON CHIP ERROR DETECTION CIRCUIT	HOUSTON, THEODORE W.
<u>08476245</u>	Not Issued	161	06/07/1995	MEMORY CELL WITH CAPACITANCE FOR SINGLE EVENT UPSET PROTECTION	HOUSTON, THEODORE W.
<u>08479741</u>	Not Issued	162	06/07/1995	CONNECTION OF HIGH GOING AND LOW GOING TRANSITIONS	HOUSTON, THEODORE W.
<u>08481972</u>	<u>6459910</u>	150	06/07/1995	USE OF SPEECH RECOGNITION IN PAGER AND MOBILE TELEPHONE APPLICATIONS	HOUSTON, THEODORE W.
<u>08482067</u>	<u>5617038</u>	150	06/07/1995	METHOD AND SYSTEM FOR SCREENING RELIABILITY OF SEMICONDUCTOR CIRCUITS	HOUSTON, THEODORE W.
<u>08483424</u>	Not Issued	161	06/07/1995	CHIP ERROR DETECTION CIRCUIT	HOUSTON, THEODORE W.
<u>08483425</u>	Not Issued	161	06/07/1995	CHIP ERROR DETECTION CIRCUIT	HOUSTON, THEODORE W.
<u>08570368</u>	<u>5596286</u>	150	12/11/1995	CURRENT LIMITING DEVICES TO REDUCE LEAKAGE, PHOTO, OR STAND-BY CURRENT IN AN INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>08603564</u>	Not Issued	166	02/21/1996	VOLTAGE TRACKING DELAY CIRCUIT	HOUSTON, THEODORE W.
<u>08615576</u>	<u>5703517</u>	150	03/12/1996	POWER REDUCTION IN A TEMPERATURE COMPENSATING TRANSISTOR CIRCUIT	HOUSTON, THEODORE W.
<u>08695495</u>	<u>6121658</u>	150	08/12/1996	DEEP MESA ISOLATION	HOUSTON, THEODORE W.
<u>08701209</u>	Not Issued	161	08/21/1996	CONNECTION OF HIGH GOING AND LOW GOING TRANSITIONS	HOUSTON, THEODORE W.

<u>08743330</u>	Not Issued	161	11/04/1996	SELECTABLE LOW POWER STATE IN SEMICONDUCTOR CIRCUITS	HOUSTON, THEODORE W.
<u>08761262</u>	<u>6477312</u>	150	12/06/1996	INSTANT REPLAY SYSTEM	HOUSTON, THEODORE W.
<u>08784434</u>	Not Issued	161	01/16/1997	SELECTIVELY LIMITING CURRENT IN AN INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>08784793</u>	Not Issued	161	01/16/1997	OPTIMIZING THE OPERATING CHARACTERISTICS OF A CMOS INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>08804484</u>	<u>5909628</u>	150	02/21/1997	REDUCING NON- UNIFORMITY IN A REFILL LAYER THICKNESS FOR A SEMICONDUCTOR DEVICE	HOUSTON, THEODORE W.
<u>08813524</u>	<u>5936278</u>	150	03/07/1997	SEMICONDUCTOR ON SILICON (SOI) TRANSISTOR WITH A HALO IMPLANT	HOUSTON, THEODORE W.
<u>08825789</u>	<u>5917365</u>	150	04/08/1997	OPTIMIZING THE OPERATING CHARACTERISTICS OF A CMOS INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>08852982</u>	<u>6114945</u>	150	05/08/1997	APPARATUS AND METHOD FOR PROPROGRAMMABLE FAST COMPARISON OF A RESULT OF A LOGIC OPERATION WITH AN SELECTED RESULT	HOUSTON, THEODORE W.
<u>08862449</u>	<u>6424016</u>	150	05/23/1997	SOI DRAM HAVING P-DOPED POLYSILICON GATE FOR A MEMORY PASS TRANSISTOR	HOUSTON, THEODORE W.
<u>08882467</u>	Not Issued	163	06/25/1997	VOLTAGE TRACKING DELAY CIRCUIT	HOUSTON, THEODORE W.
<u>08948901</u>	Not Issued	161	10/10/1997	ADAPTIVELY RECONFIGURABLE INTEGRATED CIRCUIT AND METHOD THEREFOR	HOUSTON, THEODORE W.
<u>08985697</u>	<u>6045625</u>	150	12/05/1997	BURIED OXIDE WITH A THERMAL EXPANSION MATCHING LAYER FOR SOI	HOUSTON, THEODORE W.
<u>08998153</u>	<u>5943258</u>	150	12/24/1997	MEMORY WITH STORAGE CELLS HAVING SOI DRIVE	HOUSTON, THEODORE W.

				AND ACCESS TRANSISTORS WITH TIED FLOATING BODY CONNECTIONS	
<u>08998337</u>	<u>6037808</u>	150	12/24/1997	DIFFERENTIAL SOI AMPLIFIERS HAVING TIED FLOATING BODY CONNECTIONS	HOUSTON, THEODORE W.
<u>09046147</u>	Not Issued	169	03/23/1998	SELECTABLE LOW POWER STATE IN SEMICONDUCTOR CIRCUITS	HOUSTON, THEODORE W.
<u>09070213</u>	<u>6096612</u>	150	04/30/1998	INCREASED EFFECTIVE TRANSISTOR WIDTH USING DOUBLE SIDEWALL SPACERS	HOUSTON, THEODORE W.
<u>09092973</u>	<u>5942781</u>	150	06/08/1998	TUNABLE THRESHOLD SOI DEVICE USING BACK GATE WELL	HOUSTON, THEODORE W.
<u>09098188</u>	<u>6225175</u>	150	06/16/1998	PROCESS FOR DEFINING ULTRA-THIN GEOMETRIES	HOUSTON, THEODORE W.
<u>09106809</u>	Not Issued	163	06/29/1998	STRUCTURE AND METHOD FOR A SELF-ALIGNED BACK GATE IN A SEMICONDUCTOR COMPONENT	HOUSTON, THEODORE W.
<u>09140267</u>	<u>6043535</u>	150	08/26/1998	SELF-ALIGNED IMPLANT UNDER TRANSISTOR GATE	HOUSTON, THEODORE W.
<u>09161903</u>	<u>6061267</u>	150	09/28/1998	MEMORY CIRCUITS, SYSTEMS, AND METHODS WITH CELLS USING BACK BIAS TO CONTROL THE THRESHOLD VOLTAGE OF ONE OR MORE CORRESPONDING CELL TRANSISTORS	HOUSTON, THEODORE W.
<u>09162865</u>	<u>6255853</u>	150	09/29/1998	INTEGRATED CIRCUIT HAVING DYNAMIC LOGIC WITH REDUCED STANDBY LEAKAGE CURRENT	HOUSTON, THEODORE W.
<u>09162866</u>	<u>6255854</u>	150	09/29/1998	FEEDBACK STAGE FOR PROTECTING A DYNAMIC NODE IN AN INTEGRATED CIRCUIT HAVING DYNAMIC LOGIC	HOUSTON, THEODORE W.

[Search and Display More Records.](#)

Search Another: Inventor

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)



## PALM INTRANET

Day : Saturday  
Date: 1/6/2007  
Time: 12:23:20

## Inventor Name Search Result

Your Search was:

Last Name = HOUSTON

First Name = THEODORE W

Application#	Patent#	Status	Date Filed	Title	Inventor Name
<a href="#">09163267</a>	<a href="#">6429684</a>	150	09/29/1998	CIRCUIT HAVING DYNAMIC THRESHOLD VOLTAGE	HOUSTON, THEODORE W.
<a href="#">09211654</a>	<a href="#">6308312</a>	150	12/15/1998	SYSTEM AND METHOD FOR CONTROLLING LEAKAGE CURRENT IN AN INTEGRATED CIRCUIT USING CURRENT LIMITING DEVICES	HOUSTON, THEODORE W.
<a href="#">09211947</a>	Not Issued	161	12/15/1998	SYSTEM AND METHOD FOR CONTROLLING LEAKAGE CURRENT IN AN INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<a href="#">09316881</a>	<a href="#">6177300</a>	150	05/21/1999	MEMORY WITH STORAGE CELLS HAVING SOI DRIVE AND ACCESS TRANSISTORS WITH TIED FLOATING BODY CONNECTIONS	HOUSTON, THEODORE W.
<a href="#">09321867</a>	Not Issued	161	05/28/1999	SEMICONDUCTOR ON SILICON (SOI) TRANSISTOR WITH A HALO IMPLANT	HOUSTON, THEODORE W.
<a href="#">09330770</a>	<a href="#">6261879</a>	150	06/11/1999	DIFFERENTIAL SOI AMPLIFIERS HAVING TIED FLOATING BODY CONNECTIONS	HOUSTON, THEODORE W.
<a href="#">09335193</a>	<a href="#">6074920</a>	150	06/17/1999	SELF-ALIGNED IMPLANT UNDER TRANSISTOR GATE	HOUSTON, THEODORE W.
<a href="#">09346436</a>	<a href="#">7153756</a>	150	07/01/1999	BONDED SOI WITH BURIED INTERCONNECT TO HANDLE OR DEVICE WAFER	HOUSTON, THEODORE W.
<a href="#">09349626</a>	Not Issued	161	07/08/1999	SELECTIVELY INCREASED INTERLEVEL CAPACITANCE	HOUSTON, THEODORE W.
<a href="#">09365068</a>	<a href="#">6261886</a>	150	07/30/1999	INCREASED GATE TO BODY COUPLING AND APPLICATION TO DRAM AND	HOUSTON, THEODORE W.



				DYNAMIC CIRCUITS	
<u>09368387</u>	<u>6548359</u>	150	08/04/1999	ASYMMETRICAL DEVICES FOR SHORT GATE LENGTH PERFORMANCE WITH DISPOSABLE SIDEWALL	HOUSTON, THEODORE W.
<u>09379667</u>	<u>6307281</u>	150	08/24/1999	SYSTEM AND METHOD FOR REDUCING POWER DISSIPATION IN A CIRCUIT	HOUSTON, THEODORE W.
<u>09395027</u>	<u>6351176</u>	150	09/13/1999	PULSING OF BODY VOLTAGE FOR IMPROVED MOS INTEGRATED CIRCUIT PERFORMANCE	HOUSTON, THEODORE W.
<u>09422861</u>	Not Issued	168	10/25/1999	SELF-ALIGNED IMPLANT UNDER TRANSISTOR GATE	HOUSTON, THEODORE W.
<u>60008310</u>	Not Issued	159	12/07/1995	INSTANT REPLAY SYSTEM	HOUSTON, THEODORE W.
<u>60010927</u>	Not Issued	159	01/31/1996	SELECTIVELY LIMITING CURRENT IN AN INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>60010928</u>	Not Issued	159	01/31/1996	OPTIMIZING THE OPERATING CHARACTERISTICS OF A CMOS INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>60013364</u>	Not Issued	159	03/13/1996	SEMICONDUCTOR ON SILICON (SOI) TRANSISTOR WITH A HALO IMPLANT	HOUSTON, THEODORE W.
<u>60016369</u>	Not Issued	159	04/19/1996	OPTIMIZING THE OPERATING CHARACTERISTICS OF A CMOS INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>60018300</u>	Not Issued	159	05/24/1996	SOI DRAM HAVING P-DOPED POLY GATE FOR A MEMORY PASS TRANSISTOR	HOUSTON, THEODORE W.
<u>60028292</u>	Not Issued	159	10/11/1996	ADAPTIVELY RECONFIGURABLE INTEGRATED CIRCUIT AND METHOD THEREFOR	HOUSTON, THEODORE W.
<u>60031487</u>	Not Issued	159	12/06/1996	BURIED OXIDE WITH A THERMAL EXPANSION MATCHING LAYER FOR SOI	HOUSTON, THEODORE W.
<u>60044257</u>	Not Issued	159	04/30/1997	INCREASED EFFECTIVE TRANSISTOR WIDTH USING DOUBLE SIDEWALL SPACERS	HOUSTON, THEODORE W.

<u>60045115</u>	Not Issued	159	04/30/1997	SELF-ALIGNED TRENCHED-CHANNEL LATERAL-CURRENT-FLOW TRANSISTOR	HOUSTON, THEODORE W.
<u>60050979</u>	Not Issued	159	06/20/1997	PROCESS FOR DEFINING ULTRA-THIN GEOMETRIES	HOUSTON, THEODORE W.
<u>60057194</u>	Not Issued	159	08/29/1997	STRUCTURE AND METHOD FOR A SELF-ALIGNED BACK GATE IN A SEMICONDUCTOR COMPONENT	HOUSTON, THEODORE W.
<u>60057272</u>	Not Issued	159	08/29/1997	SELF-ALIGNED IMPLANT UNDER TRANSISTOR GATE	HOUSTON, THEODORE W.
<u>60060279</u>	Not Issued	159	09/29/1997	FEEDBACK STAGE FOR PROTECTING A DYNAMIC NODE IN AN INTEGRATED CIRCUIT HAVING DYNAMIC LOGIC	HOUSTON, THEODORE W.
<u>60060348</u>	Not Issued	159	09/29/1997	INTEGRATED CIRCUIT HAVING DYNAMIC LOGIC WITH REDUCED STANDBY LEAKAGE CURRENT	HOUSTON, THEODORE W.
<u>60061128</u>	Not Issued	159	10/06/1997	CIRCUIT HAVING DYNAMIC THRESHOLD VOLTAGE	HOUSTON, THEODORE W.
<u>60068279</u>	Not Issued	159	12/19/1997	SYSTEM AND METHOD FOR CONTROLLING LEAKAGE CURRENT IN AN INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>60068303</u>	Not Issued	159	12/19/1997	SYSTEM AND METHOD FOR CONTROLLING LEAKAGE CURRENT IN AN INTEGRATED CIRCUIT USING CURRENT LIMITING DEVICES	HOUSTON, THEODORE W.
<u>60095254</u>	Not Issued	159	08/04/1998	INCREASED GATE TO BODY COUPLING AND APPLICATION TO DRAM AND DYNAMIC CIRCUITS	HOUSTON, THEODORE W.
<u>60095291</u>	Not Issued	159	08/04/1998	SELECTIVELY INCREASED INTERLEVEL CAPACITANCE	HOUSTON, THEODORE W.
<u>60095293</u>	Not Issued	159	08/04/1998	BONDED SOI WITH BURIED INTERCONNECT TO HANDLE OR DEVICE WAFER	HOUSTON, THEODORE W.
<u>60095327</u>	Not Issued	159	08/04/1998	ASYMMETRICAL DEVICES FOR SHORT GATE LENGHT PERFORMANCE WITH DISPOSABLE SIDEWALL	HOUSTON, THEODORE W.

<u>60099632</u>	Not Issued	159	09/09/1998	SYSTEM AND METHOD FOR REDUCING POWER DISSIPATION IN A CIRCUIT	HOUSTON, THEODORE W.
<u>60100202</u>	Not Issued	159	09/14/1998	PULSING OF BODY VOLTAGE FOR IMPROVED MOS INTEGRATED CIRCUIT PERFORMANCE	HOUSTON, THEODORE W.
<u>60105962</u>	Not Issued	159	10/28/1998	LOCAL INTERCONNECT STRUCTURES AND METHODS	HOUSTON, THEODORE W.
<u>60160495</u>	Not Issued	159	10/20/1999	SEMICONDUCTOR DEVICE WITH FULLY SELF-ALIGNED LOCAL INTERCONNECTS, AND METHOD FOR FABRICATING THE DEVICE	HOUSTON, THEODORE W.
<u>60161651</u>	Not Issued	159	10/20/1999	SEMICONDUCTOR DEVICE WITH FULLY SELF-ALIGNED LOCAL INTERCONNECTS, AND METHOD FOR FABRICATING THE DEVICE	HOUSTON, THEODORE W.
<u>60171727</u>	Not Issued	159	12/22/1999	METHOD AND APPARATUS FOR REDUCING CROSS-TALK AND FACILITATING ENERGY STORAGE IN A HIGH-FREQUENCY INTEGRATED CIRCUIT	HOUSTON, THEODORE W.
<u>60171729</u>	Not Issued	159	12/22/1999	METHOD FOR CONTROLLING AN IMPLANT PROFILE IN THE CHANNEL OF A TRANSISTOR	HOUSTON, THEODORE W.
<u>60171770</u>	Not Issued	159	12/22/1999	INTEGRATED CIRCUIT WITH CLOSELY SPACED COMPONENTS, AND A METHOD OF MAKING IT	HOUSTON, THEODORE W.
<u>60172889</u>	Not Issued	159	12/21/1999	SILICON-ON-INSULATOR FORMATION USING AN UNDERLYING POROUS SILICON LAYER	HOUSTON, THEODORE W.
<u>60172894</u>	Not Issued	159	12/21/1999	NOVEL CONTACT/VIA FOR DECREASED CAPACITANCE AND GREATER ALIGNMENT TOLERANCE	HOUSTON, THEODORE W.
<u>60259402</u>	Not Issued	159	12/30/2000	Spimox/simox combination with itox option	HOUSTON, THEODORE W.

Inventor Search Completed: No Records to Display.

**Search Another: Inventor**

Last Name	First Name	
<input type="text" value="houston"/>	<input type="text" value="theodore w"/>	<input type="button" value="Search"/>

To go back use Back button on your browser toolbar.

Back to [PALM](#) | [ASSIGNMENT](#) | [OASIS](#) | [Home page](#)